## Notice of References Cited

Application/Control No.

O9/836,480

Examiner

Ted M Wang

Applicant(s)/Patent Under
Reexamination
MIYANO, KAZUTAKA

Art Unit
Page 1 of 1

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name .	Classification
	Α	US-6,285,725	09-2001	Sung et al.	375/374
	В	US-6,239,633	05-2001	Miyano, Kazutaka	327/158
	С	US-4,438,353	03-1984	Sano et al.	326/100
	D	US-		:	
	Е	US-			
	F	US-		:	
	G	US-		:	
	Н	US-			
	1	US-			
	J	US-		:	
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N				:	
	0					
	Р				:	
	Q			"		
	R				:	
	s					
	Т				:	

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Low-jitter process-independent DLL and PLL based on self-biased techniques, Maneatis, J.G.; Solid-State Circuits, IEEE Journal of, Volume: 31, Issue: 11, Nov. 1996, Pages:1723 – 1732					
	V						
	w						
	х						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.